In this work, we propose a differentially graded double gate junctionless transistor (DGJLT) and compared it with a uniformly doped double Gate junctionless transistor (DGJLT) in respect of on-current, off-current and I on /I off ratio. In our investigation, we found that the differentially graded DGJLT shows significant improvement in device performance and hence it may prove to be a better switching device when compared to uniformly doped DGJLT. In this paper we also show the electron concentration in off and on state for both the devices and find that differentially graded DGJLT has better control over channel.
I. INTRODUCTION
As we scale down the conventional metal-oxidesemiconductor field effect transistor (MOSFET), complex fabrication and device processing problems arise due to shallow junctions. Besides, as we scale down the device in sub-20nm regime, short-channel effects become important which affect device performances. Recently junctionless transistor has been proposed and fabricated successfully [1] . Some of the proposed junctionless transistors are SOI-JLT [2] , BPJLT [2] , Silicon channel double gate junctionless transistor [3] and nanowire structure with all around gate [4] . Currently junctionless tunnel field effect transistor has been demonstrated [5] . Traditional C-MOS inverter is also designed from the n and p type junctionless transistor [6] and cost evolution of the C-MOS junctionless transistor has also been carried out. The FinFET structure of bulk junctionless transistor has been demonstrated and device performance has been compared with SOI-JNT [7] . Several thin-film structure of junctionless transistor has been demonstrated [8] - [11] . The p type germanium body junctionless transistor has also been demonstrated and it has been shown that the device has better analog performance compared to silicon body JLT [12] .
Junctionless transistor is also used for memory design. 6-T SRAM of 20-nm channel junctionless nanowire transistor has been proposed [13] and the static noise margin of 185mV has been achieved. Besides, 1-T DRAM of junctionless transistor has also been demonstrated. Recently junctionless transistor has been fabricated with laser scribing method and it has been found to be a cost efficient fabrication method [14] . Junctionless diode has also been demonstrated [15] . Modeling of drain current for double gate JLT and trigate JLT has been done [16] - [18] . Advantage of JLTs over conventional MOSFETs are, 1) easy fabrication process, 2) cost efficiency and scalability, 3) better analog and digital performance, 4) less short channel effects and 5) less impact ionization effects. Junctionless transistor is a device with a semiconductor layer beneath the gate oxide, where semiconductor layer has no P-N junction. Device is either n+-n+-n+ or p+-p+-p+ and source, drain and channel have same type of doping. For n type of JLT in off-state (at Vg=0V), channel is fully depleted by work-function difference between gate and channel. A very low current flows through the lower part of channel. As we increase gate voltage, charge carriers start to accumulate in the channel and further increase in gate voltage causes accumulation of electrons and a high I on flows through bulk of the device.
In this work we propose the differentially graded DGJLT, which provides better digital performance. In the rest of the paper we demonstrate the device structure and operation of differentially graded DGJLT and compare with uniformly doped DGJLT. Fig. 1(a) . Gate is unable to deplete center layer of the channel. Fig. 2(b) shows electron concentration in ON-state (at V g =1V and V d =1V). The channel has good electron concentration except near the drain region, because of pinch-off. The highest electron concentration in on-state is ~10
II. DEVICE STRUCTURE AND OPERATION
18.57 cm has doping concentration of 10 19 cm -3 . Fig. 3(a) shows electron concentration in off-state condition of the differential graded DGJLT. From Fig. 3(a) we observe that the device is better depleted compared to the uniformly doped DGJLT. In the middle-region of device, electron concentration is reduced to ~10 10 cm -3 .
From Fig. 3(a) we also observe that near the source region device is better depleted compared to uniformly graded DGJLT. Fig. 3(b) shows the electron concentration of differentially graded DGJLT in onstate. From Fig. 3(a) we observe that the differentially graded DGJLT has similar electron concentration compared to the uniformly doped DGJLT. In the middle region electron concentration has reduced to 10 18 cm -3 from 10 18.67 cm -3 . Later in this paper we show that in differentially graded DGJLT off-state current is reduced by several orders with similar order of the onstate current when compared to uniformly doped DGJLT.
(a) is reduced by ~3 orders in differentially graded DGJLT. Fig.6 shows the I on of differentially graded DGJLT and uniformly doped DGJLT with varying channel length. From Fig.6 we observe that both have similar on current. From Fig. 5 and Fig. 6 we observe that in differentially graded DGJLT I on /I off ratio is improved to ~2.90X10 9 from ~4.50X10 6 , for uniformly doped DGJLT of 30 nm channel length.
Schematic diagram of the devices are shown in Fig. 1 . We have increased device thickness to 20 nm to show the effect of device thickness on performance. Device parameters used for simulations are listed in In this section we have taken thicker channel structure. In thicker channel uniformly DGJLT, problems are severe. Uniformly doped DGJLT is not turned off in off-state. As we have explained earlier, in uniformly doped DGJLT, the extent of channel depletion decreases with the distance from gate. For thicker channel structure, in the center of channel, distance from the gate is increased, which causes reduction in channel depletion. The center layer of channel remains non-depleted in off-state, i.e., at zero gate bias, gate work function is unable to deplete the center of channel, which causes large off-state current from the bulk of device and hence the device is not turned off in off-state. In proposed device structure of differentially graded DGJLT, center layer of channel contains low doping concentration of 10 18 cm -3 . Top and bottom gates deplete the highly doped top and bottom layers of DGJLT and due to low doping concentration in the center it is easily depleted with the help of both gates and very low off-state current flows through entire channel. Fig. 7 
III. CONCLUSION
In this work, we proposed a differentially graded DGJLT and the results are compared with its uniformly doped DGJLT. Differentially graded DGJLT offers better I on /I off ratio and has better switching characteristics. Further improvement in the device performance can be obtained by using III-V compound materials and strained silicon.
